In this work we investigate the effect of the mechanical stress on the performance of magnetic tunnel junctions (MTJ) with perpendicular magnetic anisotropy. We developed a 4-point bending setup, that allows us to apply a constant stress over a large substrate area with access to electrical measurements and external magnetic field. This setup enables us to measure key device performance parameters, such as tunnel magnetoresistance (TMR), switching current (I 50% c ) and thermal stability (∆), as a function of applied stress. We find that variations in these parameters are negligible: less than 2 % over the entire measured range between the zero stress condition and the maximum stress at the point of wafer breakage.
Recently, several companies have announced successful integration of embedded Magnetic Random Access Memory (MRAM) with existing CMOS logic [1] [2] [3] . Spin transfer torque (STT) MRAM is a non-volatile memory technology that offers high speeds, low energy consumption and high endurance 4, 5 . The fundamental building block of STT-MRAM is a magnetic tunnel junction (MTJ), which consists of two ferromagnetic layers separated by a tunneling barrier. Readout of the MRAM bit is enabled by the tunnel magnetoresistance (TMR) of the MTJ 6,7 , while write operations are based on STT switching 8, 9 . An important design parameter for MRAM is the strain applied to the ferromagnetic layers of the MTJ. Strain can impact the magnetic and electronic properties of a magnet as well as the quantum transport across the tunneling barrier. The TMR of a MTJ with in-plane anisotropy changes significantly under application of stress 10 . In fact, Loong et al. have seen an enhancement of the TMR by 68 % 11 under the application of inhomogeneous strain. Furthermore, strain and pressure sensors based on the magneto elastic coupling of CoFe have been demonstrated [12] [13] [14] [15] . Previous work on the strain dependence of MTJs has focused on devices with in-plane magnetic anisotropy. State of the art memory elements, however, utilize MTJs having thinner free layers with out of plane anisotropy due to better scalability and faster switching times [16] [17] [18] [19] . In this work we characterize MTJs with out of plane magnetic anisotropy under systematic application of strain. In addition to the TMR, we also study the strain dependence of other important performance parameters, such as the critical write current I 50% c and the thermal stability factor ∆. To apply the strain in a systematic way, we have designed an integrated 4-point bending setup 20 with a magnetic probe station. This 4-point bending setup allows us to apply constant strain over large substrate areas while magnetotransport measurements are carried out. We present the surprising result that transport in our MTJ devices with perpendicular magnetic anisotropy is very robust to mechanical stress. Our findings show that while the TMR and the thermal stability factor ∆ are independent of external strain (within the accuracy of the measurement), we observe a small decrease of the coercive field µ 0 H c and the switching current I 50% c with increasing strain. Figure 1 shows a sketch of our 4-point bending setup. Two ceramic rods support the wafer from the top while a force is applied from the bottom to bend the wafer. The strain in the center region between the two supporting rods is constant. This strain is related to the bending curvature κ as = κ · y, where y is the distance to the neutral plane, i.e the wafer thickness divided by 2.
The MTJs under investigation in this study are deposited on top of a 775 µm thick silicon wafer with 100 nm thermal oxide. The MTJ stack consists of a synthetic antiferromagnet, i.e. layered ferromagnets with antiferromagnetic coupling, serving as a reference (pinned) layer, and a CoFeB- diameter d from 40 nm to 80 nm. All measurements of the electrical resistance R are performed in a two terminal geometry with the contact resistance taken into account. To protect our samples from damage due to uncontrolled shattering we first examine the maximum strain that can be applied to the wafer before a catastrophic breakage event occurs. We find that the average breaking point of the silicon wafers used for this study is at ≈ 0.1 %. Assuming the value of Y = 150 GPa for the Young's modulus of silicon, this corresponds to a stress level of σ = 150 MPa. To prevent wafer breakage, the maximum strain applied in this study is thus limited to 0.06 %. We first measure RH-minor loops by sweeping an external magnetic field along the easy axis of the free layer. Figure 2 (a) shows two switching events and clearly distinguishable high and low resistance states. The coercive field of the free layer µ 0 H c as well as the TMR ratio are extracted from this measurement. A summary of the normalized TMR ratio and µ 0 H c as a function of strain is shown on Fig. 2(b) . Each value reflects the mean of 46 RH-loops on 63 different devices. The obtained values for the TMR ratio are remarkably constant over the whole range of strain, with variations less than 1 %. The coercive field decreases slightly with increasing strain. This decrease is attributed to the magnetoelastic coupling of the free layer. as a function of strain. For both switching directions, I 100 ns 50% is reduced at higher strain.
Next, the critical current for spin-transfer torque switching is considered. We define the critical current I 50% c as the current with 50% switching probability. Figure 3(a) shows I 50% as a function of the current pulse width t PW . At long current pulses (t PW > 500 ns), the switching process is thermally activated (cyan region) and I 50% depends logarithmically on t PW 20 :
Here ∆ is the thermal stability, τ 0 is the intrinsic attempt time and I c0 is the intrinsic switching current. The solid lines in Fig. 3(a) are fits to the model above. For short pulses with t PW < 500 ns, precessional switching is observed, where I c ∝ 1/t PW 17 . The dotted line in the yellow regime in Fig. 3(a) indicates this inverse trend. The critical current at t PW = 100 ns, I 100 ns 50% , is shown as a function of strain in Fig. 3(b) . As in Fig 2(b) we show the average value for 63 tested devices. For both switching directions, I 100 ns 50% decreases with increasing strain. At 0.06 % strain, I 100 ns 50% is reduced by ≈ 1.5 %. The decrease in I 100 ns 50% is similar to the reduction in µ 0 H c with increasing strain. The thermal stability ∆ is derived from write error rate (WER) measurements. The switching probability P SW is plotted as a function of current pulse amplitude I Pulse in Fig. 4(a) . We chose a pulse length of t PW = 100 ns and measured deep error rates down to P SW = 10 −6 . The thermal stability ∆ is calculated according to 21 :
where P 0 SW is the extrapolated switching probability at I Pulse = 0. Figure 4(b) shows ∆, averaged for 63 devices, as a function of strain. ∆ is constant for all strain values tested. It should be noted that the noise in this measurement is on the order of 2 % of the mean value. Thus, if the change in ∆ is of the same order of magnitude as the change in µ 0 H c or I 100 ns 50% , it will not be detectable by this method.
In conclusion, we have measured MTJ performance parameters under the application of mechanical strain. The strain was applied in a 4-point bending geometry, where the strain is constant over a large substrate area. It is found that the TMR ratio as well as the thermal stability in the devices under test do not change as a function of strain within the measurement accuracy. The coercive field and the switching current decrease by approximately 2 % over the whole range of applied strain. A thinner free layer in our devices with PMA might contribute to the quantitative difference in the strain dependence of the TMR seen in previous work 10, 11 . The result reported here has significant implications for the manufacturability of STT-MRAM, as strain is often the result of device encapsulation or CMOS passivation processes that are determined by BEOL requirements.
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